Neuristor based electronically controllable logic gates
ArticleAçık Erişim
Özet
This paper presents electronically controllable neuron circuit-neuristor- based logic OR and AND gates using the same circuit topology. Here, only four neuristors are used to obtain both OR and AND gates which have three inputs and one output. The proposed circuit is electronically controllable and can be used as an OR or AND gate by changing only one voltage source without changing any circuit topology. All simulation results are obtained as expected from the electronically controllable logic gates based on the neuristor which composed of memristor. © 2021, The Author(s), under exclusive licence to Springer Science+Business Media, LLC part of Springer Nature.
Anahtar Kelimeler
RDL Kalıcı Bağlantı (PID)
https://rdlopen.rawdatalibrary.net/r/ebyu/13229Resmi atıflarda kullanılan kalıcı adresTam Kayıt
| Alan | Değer | Dil |
|---|---|---|
| dc.contributor.author | Babacan, Yunus | |
| dc.contributor.author | Kacar, Firat | |
| dc.date.accessioned | 2026-10-18T20:28:04.211090977Z | |
| dc.date.available | 2026-10-18T20:28:04.211090977Z | |
| dc.date.issued | 2021 | |
| dc.description.abstract | This paper presents electronically controllable neuron circuit-neuristor- based logic OR and AND gates using the same circuit topology. Here, only four neuristors are used to obtain both OR and AND gates which have three inputs and one output. The proposed circuit is electronically controllable and can be used as an OR or AND gate by changing only one voltage source without changing any circuit topology. All simulation results are obtained as expected from the electronically controllable logic gates based on the neuristor which composed of memristor. © 2021, The Author(s), under exclusive licence to Springer Science+Business Media, LLC part of Springer Nature. | |
| dc.identifier.doi | 10.1007/s10470-021-01796-0 | |
| dc.identifier.eissn | 1573-1979 | |
| dc.identifier.endpage | 711 | |
| dc.identifier.issn | 0925-1030 | |
| dc.identifier.issue | 3 | |
| dc.identifier.scopus | 2-s2.0-85100458921 | |
| dc.identifier.startpage | 707 | |
| dc.identifier.uri | https://rdlopen.rawdatalibrary.net/r/ebyu/13229 | |
| dc.identifier.volume | 106 | |
| dc.identifier.wos | WOS:000609949100001 | |
| dc.language.iso | en | |
| dc.publisher | Springer | |
| dc.relation.ispartof | Analog Integrated Circuits and Signal Processing | |
| dc.rights | info:eu-repo/semantics/openAccess | |
| dc.subject | Electronically controllable logic gates | |
| dc.subject | Logic gates | |
| dc.subject | Memristor | |
| dc.subject | Neuristor | |
| dc.subject | Electric network topology | |
| dc.subject | Topology | |
| dc.subject | Neuron circuits | |
| dc.subject | Voltage source | |
| dc.subject | Computer circuits | |
| dc.title | Neuristor based electronically controllable logic gates | |
| dc.type | Article | |
| dspace.entity.type | Publication | |
| rdl.citation.scopus | 1 | |
| rdl.citation.wos | 2 | |
| rdl.source.index | SCOPUS | |
| rdl.source.index | WOS | |
| rdl.wos.index | Science Citation Index Expanded (SCI-EXPANDED) |
